Please scroll down, To apply

Desgn Verificatn Engineer

hiring now

Astera Labs, Inc.

2024-10-01 06:40:46

Job location Santa Clara, California, United States

Job type: fulltime

Job industry: Other

Job description

ENGINEER
Astera Labs, Inc. (Santa Clara, CA) Multiple FT positions. Desgn Verificatn Engr: define comprhensv dsgn verificatn + emulatn or prototyp methodlgy 4 complx SoC; req Mastr or equiv + spec skills.$ k. Semiconductor Packagng Engr: define packge of POR + Ethernet, PCIe+ DDR interfaces; req

Inform a friend!

<!– job description page –>
Top